3.11. Endian effects for data transfers

The ARM9EJ-S core supports 32-bit, 16-bit, and 8-bit data memory access sizes. The endian configuration of the processor, set by CFGBIGEND, affects only nonword transfers (16-bit and 8-bit transfers).

Copyright ©  2001, 2002. ARM Limited. All rights reserved.ARM DDI 0222B
Non-Confidential