Chapter 8. Instruction Cycle Times

This chapter gives the instruction cycle timings and illustrates interlock conditions present in the ARM9EJ-S core design. It contains the following sections:

Copyright ©  2001, 2002. ARM Limited. All rights reserved.ARM DDI 0222B
Non-Confidential