B.1. Scan chains and JTAG interface

There are two JTAG-style scan chains within the ARM9EJ-S core. These enable debugging and EmbeddedICE-RT programming.

The scan chains enable commands to be serially shifted into the ARM core, so that the state of the core and the system can be interrogated. The JTAG interface requires only five pins on the package.

A JTAG style Test Access Port (TAP) controller controls the scan chains. For more details of the JTAG specification, see IEEE Standard 1149.1 - 1990 Standard Test Access Port and Boundary-Scan Architecture.

Copyright ©  2001, 2002. ARM Limited. All rights reserved.ARM DDI 0222B