B.10.7. Vector catch register

The ARM9EJ-S core EmbeddedICE-RT logic controls hardware to enable accesses to the exception vectors to be trapped in an efficient manner. This is controlled by the vector catch register, as shown in Figure B.12. The functionality is described in Vector catching.

Figure B.12. Vector catch register

Copyright ©  2001, 2002. ARM Limited. All rights reserved.ARM DDI 0222B
Non-Confidential