4.2. Scan testing

The RTC has been designed to simplify the insertion of scan test cells and the use of Automatic Test Pattern Generation (ATPG) for an alternative method of manufacturing test.

The scan test pins are arranged to take account of the two clock domains, PCLK and CLK1HZ:

Copyright © 2001, 2017 ARM Limited or its affiliates. All rights reserved.ARM DDI 0224C