3.4.3. RTCPeriphID2 register

The RTCPeriphID2 register is hard-coded. The fields in the register control the reset value. Table 3.13 shows the bit assignments for the RTCPeriphID2 register.

Table 3.13. RTCPeriphID2 register

BitsNameDescription
[15:8]-Reserved. Read as zero.
[7:4]Revision

These bits return the revision number:

0x0

Indicates r1p3.

[3:0]Designer1These bits return 0x4.

Copyright © 2001, 2017 ARM Limited or its affiliates. All rights reserved.ARM DDI 0224C
Non-ConfidentialID052317