3.3.8. Interrupt Clear Register, RTCICR

RTCICR is the interrupt clear register and is write only. Writing 1 to bit[0] clears the interrupt. Writing 0 has no effect. Table 3.9 shows the bit assignments for the RTCICR register.

Table 3.9. RTCICR register

BitsNameTypeFunction
[31:1]--

Reserved. Must be written as 0.

[0]RTCICRWO

Clears the RTCINTR interrupt.

Writing 1 clears the interrupt. Writing 0 has no effect.


Copyright © 2001, 2017 ARM Limited or its affiliates. All rights reserved.ARM DDI 0224C
Non-ConfidentialID052317