3.4.2. RTCPeriphID1 register

The RTCPeriphID1 register is hard-coded. The fields in the register control the reset value. Table 3.12 shows the bit assignments for the RTCPeriphID1 register.

Table 3.12. RTCPeriphID1 register

[15:8]-Reserved. Read as zero.
[7:4]Designer0These bits return 0x1.
[3:0]PartNumber1These bits return 0x0.

Copyright © 2001, 2017 ARM Limited or its affiliates. All rights reserved.ARM DDI 0224C