3.4.4. RTCPeriphID3 register

The RTCPeriphID3 register is hard-coded. The fields in the register control the reset value. Table 3.14 shows the bit assignments for the RTCPeriphID3 register.

Table 3.14. RTCPeriphID3 register

BitsNameDescription
[15:8]-Reserved. Read as zero.
[7:0]ConfigurationThese bits return 0x00.

Copyright © 2001, 2017 ARM Limited or its affiliates. All rights reserved.ARM DDI 0224C
Non-ConfidentialID052317