3.5.1. RTCPCellID0 register

The RTCPCellID0 register is hard-coded. The fields in the register control the reset value. Table 3.15 shows the bit assignments for the RTCPCellID0 register.

Table 3.15. RTCPCellID0 register

BitsNameDescription
[15:8]-Reserved. Read as zero.
[7:0]RTCPCellID0These bits return 0x0D.

Copyright © 2001, 2017 ARM Limited or its affiliates. All rights reserved.ARM DDI 0224C
Non-ConfidentialID052317