3.5.2. RTCPCellID1 register

The RTCPCellID1 register is hard-coded. The fields in the register control the reset value. Table 3.16 shows the bit assignments for the RTCPCellID1 register.

Table 3.16. RTCPCellID1 register

BitsNameDescription
[15:8]-Reserved. Read as zero.
[7:0]RTCPCellID1These bits return 0xF0.

Copyright © 2001, 2017 ARM Limited or its affiliates. All rights reserved.ARM DDI 0224C
Non-ConfidentialID052317