3.5.4. RTCPCellID3 register

The RTCPCellID3 register is hard-coded. The fields in the register control the reset value. Table 3.18 shows the bit assignments for the RTCPCellID3 register.

Table 3.18. RTCPCellID3 register

BitsNameDescription
[15:8]-Reserved. Read as zero.
[7:0]RTCPCellID3These bits return 0xB1.

Copyright © 2001, 2017 ARM Limited or its affiliates. All rights reserved.ARM DDI 0224C
Non-ConfidentialID052317