2.2.7. Test register and logic

There are test registers and logic that is implemented for functional block verification, and manufacturing and production testing using test vectors, that are applied through a Test Interface Controller (TIC) AMBA bus master block.

The test logic allows generation of a test clock enable signal, that propagates test vectors to the input signals of the block and captures values on the block outputs.

Note

Test registers must not be read or written to during normal use.

Copyright © 2001, 2017 ARM Limited or its affiliates. All rights reserved.ARM DDI 0224C
Non-ConfidentialID052317