3.2. Summary of RTC registers

The RTC registers are shown in Table 3.1.

Table 3.1. RTC register summary

Address

Type

Width

Reset value

Name

Description

0x000

RO

32

0x00000000

RTCDR

Data Register, RTCDR

0x004

RW

32

0x00000000

RTCMR

Match Register, RTCMR

0x008

RW

32

0x00000000

RTCLR

Load Register, RTCLR

0x00C

RW

1

0x00000000

RTCCR

Control Register, RTCCR

0x010

RW

1

0x00000000

RTCIMSC

Interrupt Mask Set or Clear register, RTCIMSC

0x014

RO

1

0x00000000

RTCRIS

Raw Interrupt Status, RTCRIS

0x018

RO

1

0x00000000

RTCMIS

Masked Interrupt Status, RTCMIS

0x01C

WO

1

0x00000000

RTCICR

Interrupt Clear Register, RTCICR

0x020-0x07C

-

-

-

-

Reserved

0x080-0x090

-

-

-

-

Reserved for test purposes, see Table 4.1

0x094-0xFCC

-

-

-

-

Reserved.

0xFD0-0xFDC

-

-

-

-

Reserved for future ID expansion

0xFE0

RO

8

0x31

RTCPeriphID0

Peripheral ID register bits[7:0]

0xFE4

RO

8

0x10

RTCPeriphID1

Peripheral ID register bits[15:8]

0xFE8

RO

8

0x04

RTCPeriphID2

Peripheral ID register bits[23:16]

0xFEC

RO

8

0x00

RTCPeriphID3

Peripheral ID register bits[31:24]

0xFF0

RO

8

0D

RTCPCellID0

PrimeCell ID register bits[7:0]

0xFF4

RO

8

F0

RTCPCellID1

PrimeCell ID register bits[15:8]

0xFF8

RO

8

05

RTCPCellID2

PrimeCell ID register bits[23:16]

0xFFC

RO

8

B1

RTCPCellID3

PrimeCell ID register bits[31:24]


Copyright © 2001, 2017 ARM Limited or its affiliates. All rights reserved.ARM DDI 0224C
Non-ConfidentialID052317