3.3.2. Match Register, RTCMR

RTCMR is a 32-bit read/write match register. Writes to this register load the match register, and reads return the last written value. An equivalent match value is derived from this register. The derived value is compared with the counter value in the CLK1HZ domain to generate an interrupt. Table 3.3 shows the bit assignments for the RTCMR register.

Table 3.3. RTCMR register

Bits

Name

Type

Function

[31:0]

RTC match register

RW

Match register


Copyright © 2001, 2017 ARM Limited or its affiliates. All rights reserved.ARM DDI 0224C
Non-ConfidentialID052317