3.6. Interrupts

A single, maskable, active HIGH interrupt, RTCINTR, that the RTC generates when a match occurs between the counter and the equivalent match value:

Copyright © 2001, 2017 ARM Limited or its affiliates. All rights reserved.ARM DDI 0224C
Non-ConfidentialID052317