4.1.2. Peripheral memory map

The APB bridge controls the memory map for the peripherals, and generates a select signal for each peripheral. The default system memory map is shown in Figure 4.2.

Figure 4.2. Peripheral memory map

Copyright © 2001 ARM Limited. All rights reserved.ARM DDI 0226A
Non-Confidential