2.6.2. The Thumb state register set

The Thumb state register set is a subset of the ARM state set. You have direct access to:

There are banked SPs, LRs, and Saved Program Status Registers (SPSRs) for each privileged mode. This is shown in Figure 2.4.

Figure 2.4. Register organization in Thumb state

Copyright © 2001, 2003, 2004 ARM Limited. All rights reserved.ARM DDI 0229C