| Copyright © 2001, 2003, 2004 ARM Limited. All rights reserved. | ARM DDI 0229C |
| Non-Confidential | |
 PDF version | |
| Home > The Bus Interface > Address and control signals > HBURST[2:0] |
| |||
| Home > The Bus Interface > Address and control signals > HBURST[2:0] | |||
HBURST[2:0] indicates the type of burst generated by the ARM720T core, as shown in Table 6.3.
Table 6.3. Burst type encodings
| HBURST[2:0] | Type | Description |
|---|---|---|
b000 | SINGLE | Single transfer |
b001 | INCR | Incrementing burst of unspecified length |
b101 | INCR8 | 8-beat incrementing burst |
For more details of burst operation, see the AMBA Specification (Rev 2.0).
| Copyright © 2001, 2003, 2004 ARM Limited. All rights reserved. | ARM DDI 0229C |
| Non-Confidential | |
| PDF version | |
| Home > The Bus Interface > Address and control signals > HBURST[2:0] |