4.2.1. Software IDC flush

The entire IDC can be marked as invalid by writing to the Cache Operations Register c7. The cache is flushed immediately the register is written, but the following two instruction fetches can come from the cache before the register is written.

Copyright © 2001, 2003, 2004 ARM Limited. All rights reserved.ARM DDI 0229C
Non-Confidential