| |||
| Home > AC Parameters > Design for test (DFT) timing parameters | |||
Table B.7 shows the DFT timing parameters.
Table B.7. DFT timing parameters
Symbol | Parameter | Min | Max |
|---|---|---|---|
| Tisse | SE input set up to rising CLK | 95% | - |
| Tihse | SE input hold from rising CLK | 0% | - |
| Tisscanmode | SCANMODE input set up to rising CLK | 95% | - |
| Tihscanmode | SCANMODE input hold from rising CLK | 0% | - |
| Tismuxinsel | MUXINSEL input set up to rising CLK | 95% | - |
| Tihmuxinsel | MUXINSEL input hold from rising CLK | 0% | - |
| Tismuxoutsel | MUXOUTSEL input set up to rising CLK | 95% | - |
| Tihmuxoutsel | MUXOUTSEL input hold from rising CLK | 0% | - |
Figure B.7 shows the DFT timing parameters.