B.7. Control signal timing parameters

Table B.5 shows the control signal parameters.

Table B.5. Control signal timing parameters

Symbol

Parameter

Min

Max

TovetmpwrupETMPWRUP output valid from rising CLK -60%
Tohetmpwrup ETMPWRUP output hold from rising CLK >0%-
TovasicctlASICCTL output valid from rising CLK -60%
TohasicctlASICCTL output hold from rising CLK >0%-
TisetmwfipendingETMWFIPENDING input set up to rising CLK 40%-
Tihetmwfipending ETMWFIPENDING input hold from rising CLK 0%-
TovnetmwfireadyETMWFIREADY output valid from rising CLK -60%
Tohnetmwfiready ETMWFIREADY output hold from rising CLK >0%-

Figure B.5 shows the control signal timing parameters.

Figure B.5. Control signal timing parameters

Copyright © 2002-2003 ARM Limited. All rights reserved.ARM DDI 0233B
Non-Confidential