B.4. Trace port timing parameters

Table B.2 shows the trace port timing parameters.

Table B.2. Trace port timing parameters

Symbol

Parameter

Min

Max

TovtracedataTRACEDATA output valid from rising CLK -60%
TohtracedataTRACEDATA output hold from rising CLK >0%-
TovtraceclkTRACECLK output valid from rising CLK-60%
TohtraceclkTRACECLK output hold from rising CLK >0%-
TovtracectlTRACECTL output valid from rising CLK-60%
TohtracectlTRACECTL output hold from rising CLK >0%-
TovtracevalidTRACEVALID output valid from rising CLK-60%
TohtracevalidTRACEVALID output hold from rising CLK >0%-
TovtriggerTRIGGER output valid from rising CLK-60%
TohtriggerTRIGGER output hold from rising CLK >0%-
TovetmenETMEN output valid from rising CLK-60%
TohetmenETMEN output hold from rising CLK >0%-
TistracereadyTRACEREADY input set up to rising CLK40%-
TihtracereadyTRACEREADY input hold from rising CLK 0%-

Figure B.2 shows the trace port timing parameters.

Figure B.2. Trace port timing parameters

Copyright © 2002-2003 ARM Limited. All rights reserved.ARM DDI 0233B
Non-Confidential