B.8. ETM interface timing parameters

Table B.6 shows the ETM interface timing parameters

Table B.6. ETM interface timing parameters

Symbol

Parameter

Min

Max

TovetmcprdataETMCPRDATA output valid from rising CLK -60%
TohetmcprdataETMCPRDATA output hold from rising CLK >0%-
TisetmcpwriteETMCPWRITE input set up to rising CLK 40%-
TihetmcpwriteETMCPWRITE input hold from rising CLK 0%-
TisetmcpenableETMCPENABLE input set up to rising CLK 40%-
TihetmcpenableETMCPENABLE input hold from rising CLK 0%-
TisetmcpcommitETMCPCOMMIT input set up to rising CLK 40%-
TihetmcpcommitETMCPCOMMIT input hold from rising CLK 0%-
TisetmcpaddressETMCPADDRESS input set up to rising CLK 40%-
TihetmcpaddressETMCPADDRESS input hold from rising CLK 0%-
TisetmcpwdataETMCPWDATA input set up to rising CLK 40%-
TihetmcpwdataETMCPWDATA input hold from rising CLK 0%-

Figure B.6 shows the ETM interface timing parameters.

Figure B.6. ETM interface timing parameters

Copyright © 2002-2003 ARM Limited. All rights reserved.ARM DDI 0233B
Non-Confidential