B.5. Debug timing parameters

Table B.3 shows the debug timing parameters.

Table B.3. Debug timing parameters

Symbol

Parameter

Min

Max

TovetmdbgrqETMBDBGRQ output valid from rising CLK -60%
TohetmdbgrqETMBDBGRQ output hold from rising CLK >0%-
TisdbgackDBGACK input set up to rising CLK40%-
TihdbgackDBGACK input hold from rising CLK0%-

Figure B.3 shows the debug timing parameters.

Figure B.3. Debug timing parameters

Copyright © 2002-2003 ARM Limited. All rights reserved.ARM DDI 0233B
Non-Confidential