B.6. TAP interface timing parameters

Table B.4 shows the TAP interface timing parameters.

Table B.4. TAP interface timing parameters

Symbol

Parameter

Min

Max

TisdbgtdiDBGTDI input set up to rising CLK 40%-
TihdbgtdiDBGTDI input hold from rising CLK 0%-
TovdbgtdoDBGTDO output valid from rising CLK -60%
TohdbgtdoDBGTDO output hold from rising CLK >0%-
TovdbgtdoselDBGTDSELOSEL output valid from rising CLK -60%
TohdbgtdoselDBGTDOSEL output hold from rising CLK >0%-

Figure B.4 shows the TAP interface timing parameters.

Figure B.4. TAP interface timing parameters example

Copyright © 2002-2003 ARM Limited. All rights reserved.ARM DDI 0233B
Non-Confidential