| Copyright © 2002, 2003, 2008, 2010 ARM Limited. All rights reserved. | ARM DDI 0238C |
| Non-Confidential | |
 PDF version | |
| Home > Register File > Register file internal formats > Double-precision data format |
| |||
| Home > Register File > Register file internal formats > Double-precision data format | |||
Double-precision format has a Most Significant Word (MSW) and a Least Significant Word (LSW). Figure 2.3 shows the double-precision bit fields.
The MSW contains:
the sign bit, bit [31]
the exponent, bits [30:20]
the upper 20 bits of the fraction, bits [19:0].
The LSW contains the lower 32 bits of the fraction.
The IEEE 754 standard defines the double-precision data format used in the VFP9-S coprocessor. Refer to the IEEE 754 standard for details about:
the exponent bias
special formats
numerical ranges.
| Copyright © 2002, 2003, 2008, 2010 ARM Limited. All rights reserved. | ARM DDI 0238C |
| Non-Confidential | |
| PDF version | |
| Home > Register File > Register file internal formats > Double-precision data format |