Embedded Trace Buffer Technical Reference Manual(Rev 0)
Home > Functional Description > Trace RAM interface > Write access

2.9.3. Write access

A timing diagram showing a write access to the Trace RAM from the Trace RAM interface is shown in Figure 2.10.

Figure 2.10. Write access to Trace RAM timing diagram

Copyright © 2001-2002 ARM Limited. All rights reserved.ARM DDI 0242B
Non-Confidential
PDF file icon  PDF version
Home > Functional Description > Trace RAM interface > Write access