3.8.2. Bus Matrix configurability

The Bus Matrix is a configurable component that enables multiple AHB masters to be connected to multiple AHB slaves. The Bus Matrix RTL is generated automatically through the use of the BuildBusMatrix.pl script. The script takes in different configuration parameters, for example, the number of masters, number of slaves, and data-width, and then generates the corresponding Verilog RTL.

AMBA Designer provides a flexible method of design entry. The AMBA Designer configuration method enables you to specify all design parameters in addition to fully configurable address map information. The various design parameters are explained in more details in the AMBA Design Kit User Guide.

Copyright © 2003, 2007 ARM Limited. All rights reserved.ARM DDI 0243C