3.8.6. Programmer's model

The design of the Bus Matrix can be divided into input stage, decode stage, and output stage as described in Block functionality. Figure 3.9 shows an Bus Matrix design with:

Figure 3.9. Example Bus Matrix design configuration

Copyright © 2003, 2007 ARM Limited. All rights reserved.ARM DDI 0243C
Non-Confidential