3.4. Master-to-slave multiplexor

The master-to-slave multiplexor, MuxM2S, connects the outputs of each AHB master to all of the AHB slaves on the bus segment. It uses the values on HMASTER and HMASTERD to select the appropriate bus master outputs, and also generates the default master outputs when no other masters are selected. The default configuration is three masters plus one dummy master. Figure 3.4 shows the master-to-slave multiplexor module block diagram.

Figure 3.4. Master-to-slave multiplexor module components

Copyright © 2003, 2007 ARM Limited. All rights reserved.ARM DDI 0243C