3.1.1. Signal descriptions

Table 3.1 lists the non-AMBA signals used by the reset controller.

Table 3.1. Reset controller signals

SignalTypeDirectionDescription

HRESETn

System reset

Output

The system reset output.

nPOReset

Power-on reset

Input

Power-on reset input. This active LOW signal causes a cold reset when LOW. Can be asserted asynchronously to HCLK. The source of the nPOReset signal is implementation-dependent.

WDOGRES

Watchdog reset

Input

The watchdog clock domain reset input.

WDOGRESn

Watchdog reset

Output

The watchdog clock domain reset output.

Copyright © 2003, 2007 ARM Limited. All rights reserved.ARM DDI 0243C
Non-Confidential