This chapter contains implementation-specific information relating to the ETM10RV. It contains the following sections:
ETM architecture version
Precise TraceEnable events
Parallel instruction execution
Comparator behavior
Supported port modes and sizes on ETM10RV
Exact match bit
Synchronization behavior during data suppression
Java data instructions
Configuration code register
Context ID tracing.