B.1. Reset and configuration signal timing parameters

Table B.1 shows the reset and configuration signal timing parameters.

Table B.1. Reset and configuration

Port nameI/O typeMaximum constraint
nRESETnInput20%
CACHEID[5:0]Input20%
TAGLAT[2:0]Output70%
WDATALAT[2:0]Output70%
RDATALAT[2:0]Output70%
SCANENABLEInput20%
ASSOCIATIVITY[3:0]Input20%
WAYSIZE[2:0]Input20%
CFGBIGENDInput20%
Copyright © 2007 ARM Limited. All rights reserved.ARM DDI 0246A
Non-Confidential