3.1. About the programmer’s model

The following applies to the registers used in the cache controller:

When accessing the registers:

Copyright © 2007 ARM Limited. All rights reserved.ARM DDI 0246A
Non-Confidential