A.3. Slave and master ports

The slave and master ports are described in the following sections:

Copyright © 2007 ARM Limited. All rights reserved.ARM DDI 0246A
Non-Confidential