2.1. AXI master and slave interfaces

Table 2.1 shows the AXI master interface attributes.

Table 2.1. AXI master interface attributes

AttributeValue
Write issuing capability

8, consisting of:

  • 3 evictions

  • 3 writes from store buffer

  • 1 non-bufferable write from S0

  • 1 non-bufferable write from S1.

Read issuing capability

11, consisting of:

  • 4 reads from S0

  • 4 reads from S1

  • 3 reads from store buffer.

Combined issuing capability25.
Write interleave capability1.
Write ID widthParameterizable, default is 8.
Read ID widthParameterizable, default is 8.

The values in Table 2.1 are for the cache controller as a whole.

Table 2.2 shows the AXI slave interface attributes

Table 2.2. AXI slave interface attributes

AttributeValue per slave
Write acceptance capability1
Read acceptance capability4
Combined acceptance capability5
Write interleave depth1
Read data reorder depth4
Write ID widthParameterizable, defined by pl310_AXI_ID_MAX variable, default is 6
Read ID widthParameterizable, defined by pl310_AXI_ID_MAX variable, default is 6
Copyright © 2007 ARM Limited. All rights reserved.ARM DDI 0246A
Non-Confidential