Chapter 3. Programmer’s Model

This chapter describes the cache controller registers and provides information for programming the device. It contains the following sections:

Copyright © 2007, 2008 ARM Limited. All rights reserved.ARM DDI 0246B
Non-Confidential