This chapter describes the cache controller and its features. It contains the following sections:
AXI master and slave interfaces
Cache attributes
Cache operation
AXI locked and exclusive accesses
Master and slave port IDs
Exported AXI control
TrustZone support in the cache controller
Power modes
Implementation details
MBIST support
RAM organization
RAM clocking and latencies.