This section describes:
Disabled operation
Store buffer operation
Cache configurability
Hazards
External error support for L3 memory
Cache event monitoring
Cache interrupts outputs
Parity and RAM error support.