This appendix describes the cache controller signals. It contains the following sections:
Clock and reset
Configuration
Slave and master ports
RAM interface
Cache event monitoring
Cache interrupt
MBIST interface.