A.3. Slave and master ports

The slave and master ports are described in the following sections:

Copyright © 2007, 2008 ARM Limited. All rights reserved.ARM DDI 0246C
Non-Confidential