B.7. Event monitor input and output signal timing parameters

Table B.8 shows the event monitor input and output signal timing parameters.

Table B.8. Event monitor inputs and outputs

Port nameTypeMaximum constraint
COOutput70%
DRHITOutput70%
DRREQOutput70%
DWHITOutput70%
DWREQOutput70%
DWTREQOutput70%
EPFALLOCOutput70%
EPFHITOutput70%
EPFRCVDS0Output70%
EPFRCVDS1Output70%
IPFALLOCOutput70%
IRHITOutput70%
IRREQOutput70%
SRCONFS0Output70%
SRCONFS1Output70%
SRRCVDS0Output70%
SRRCVDS1Output70%
SPNIDENInput70%
WAOutput70%

Copyright © 2007-2009 ARM. All rights reserved.ARM DDI 0246D
Non-Confidential