B.1. Reset and configuration signal timing parameters

Table B.1 shows the reset and configuration signal timing parameters.

Table B.1. Reset and configuration

Port nameTypeMaximum constraint
ASSOCIATIVITY[3:0]Input70%
CACHEID[5:0]Input20%
CFGADDRFILTENInput70%
CFGADDRFILTEND[11:0]Input70%
CFGADDRFILTSTART[11:0]Input70%
CFGBIGENDInput70%
CLKSTOPPEDOutput70%
DATAREADLAT[2:0]Output70%
DATASETUPLAT[2:0]Output70%
DATAWRITELAT[2:0]Output70%
IDLEOutput70%
nRESETnInput20%
REGFILEBASEInput20%
SEInput20%
TAGREADLAT[2:0]Output70%
TAGSETUPLAT[2:0]Output70%
TAGWRITELAT[2:0]Output70%
WAYSIZE[2:0]Input70%

Copyright © 2007-2010 ARM. All rights reserved.ARM DDI 0246E
Non-Confidential