AMBA Level 2 Cache Controller (L2C-310) Technical Reference ManualRevision: r3p1
Home > Signal Descriptions > RAM interface

A.4. RAM interface

The RAM interface consists of the following sub interfaces:

Copyright © 2007-2010 ARM. All rights reserved.ARM DDI 0246E
Non-Confidential
PDF file icon  PDF version
Home > Signal Descriptions > RAM interface