ARM PrimeCell™ Vectored Interrupt Controller (PL192) Technical Reference Manual Chapter 3. Programmer’s Model

Chapter 3. Programmer’s Model

This chapter describes the ARM PrimeCell VIC (PL192) registers, and provides details needed when programming the microcontroller. It contains the following sections:

About the programmer’s model
Summary of PrimeCell VIC registers
Register descriptions
Interrupt latency
Example interrupt latency calculations
ARM7TDMI IRQ interrupts using AHB
Interrupt priority.

Copyright © 2002 ARM Limited. All rights reserved.	ARM DDI 0273A
Non-Confidential
PDF version