| Copyright © 2002, 2003, 2005-2007 ARM Limited. All rights reserved. | ARM DDI 0274H |
| Non-Confidential | |
 PDF version | |
| Home > Instruction Execution > Data hazards in RunFast mode |
| |||
| Home > Instruction Execution > Data hazards in RunFast mode | |||
In RunFast mode, source registers for the FMAC and FMUL family
of instructions are locked:
when the vector length exceeds four iterations in single-precision instructions
when the vector length exceeds two iterations in double-precision instructions.
No source registers are locked for scalar instructions.
| Copyright © 2002, 2003, 2005-2007 ARM Limited. All rights reserved. | ARM DDI 0274H |
| Non-Confidential | |
| PDF version | |
| Home > Instruction Execution > Data hazards in RunFast mode |