5.8. Overflow exception

When the OFE bit, FPSCR[10], is set to 1, the hardware detects overflow pessimistically based on the preliminary calculation of the final exponent value. If the OFE bit is not set to 1, the hardware detects overflow conclusively.

Copyright © 2002, 2003, 2005-2007 ARM Limited. All rights reserved.ARM DDI 0274H
Non-Confidential