MultiPort Memory Controller (GX175) Technical Reference ManualRevision: r0p2
Home > Introduction > Product revisions

1.4. Product revisions

This section describes differences in functionality between product revisions of the MPMC:

r0p0-r0p1

Contains the following differences in functionality:

  • MPMCPeriphID2 Register bits [7:4] now read back as 0x1.

  • There is no change to the functionality described in this manual. See the engineering errata that accompanies the product deliverables for more information.

r0p1-r0p2

Contains the following differences in functionality:

  • MPMCPeriphID2 Register bits [7:4] now read back as 0x2.

  • There is no change to the functionality described in this manual. See the engineering errata that accompanies the product deliverables for more information.

Copyright © 2003-2005 ARM Limited. All rights reserved.ARM DDI 0277F
Non-Confidential
PDF file icon  PDF version
Home > Introduction > Product revisions