MultiPort Memory Controller (GX175) Technical Reference ManualRevision: r0p2
Home > Programmer’s Model > Register descriptions > PrimeCell Identification Registers 0-3, MPMCPCellID0-3

3.3.32. PrimeCell Identification Registers 0-3, MPMCPCellID0-3

The MPMCPCellID0-3 Registers are four eight-bit wide registers, that span address locations 0xFF0-0xFFC. The registers can conceptually be treated as a single register that holds a 32-bit PrimeCell ID value. The register can be used for automatic BIOS configuration. The MPMCCellID Register is set to 0xB105F00D.

The register can be accessed with one wait state.

Table 3.43 lists the bit assignments for the conceptual PrimeCell ID Register.

Table 3.43. Conceptual PrimeCell ID Register bit assignments

PrimeCell ID registerMPMCPCellID0-3 register
BitsReset valueRegisterBits

Description

--MPMCPCellID3[31:8]

Reserved, read undefined

[31:24]0xB1

MPMCPCellID3

[7:0]

These bits read back as 0xB1

--MPMCPCellID2[31:8]

Reserved, read undefined

[23:16]0x05

MPMCPCellID2

[7:0]

These bits read back as 0x05

--MPMCPCellID1[31:8]

Reserved, read undefined

[15:8]0xF0

MPMCPCellID1

[7:0]

These bits read back as 0xF0

--MPMCPCellID0[31:8]

Reserved, read undefined

[7:0]0x0D

MPMCPCellID0

[7:0]

These bits read back as 0x0D

Copyright © 2003-2005 ARM Limited. All rights reserved.ARM DDI 0277F
Non-Confidential
PDF file icon  PDF version
Home > Programmer’s Model > Register descriptions > PrimeCell Identification Registers 0-3, MPMCPCellID0-3